


2.5V 10-Bit Flip-Flop with Dual and 3-State Outputs

Features

- Designed for low-voltage operation, $V_{CC} = 1.65V$ to 3.6V
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports Partial power-down operation
- 3.6V I/O Tolerant inputs and outputs
- All outputs contain a patented DDC (Dynamic Drive-Control) circuit that reduces noise without degrading propagation delay.
- Industrial operation: -40°C to +85°C
- Packaging (Pb-free & Green available):
 - 56-pin 240-mil wide plastic TSSOP (A)
 - 56-pin 173-mil wide plastic TVSOP (K)

Pin Configuration



Description

Pericom Semiconductor's PI74AVC+16820A, a 10-bit flip-flop designed for 1.65V to 3.6V V_{CC} operation. It is designed with edge-triggered D-type flip-flops. On the positive transition of clock (CLK) input. The device provides true data at the Q outputs.


A buffered output-enable (OE) input can be used to place the ten outputs in either a normal logic state (HIGH or LOW level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capacity to drive bus lines without the need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power-up or power-down, \overline{OE} should be tied to V_{CC} through a pullup resistor whose minimum value is determined by the current sinking capability of the driver.

Block Diagram

1





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CC} 0.5V	
Input voltage range, V _I	to +4.6V
Voltage range applied to any output in the	
high-impedance or power-off state, V _O ⁽¹⁾ 0.5V	to +4.6V
Voltage range applied to any output in the	
high or low state, $V_0^{(1,2)}$ 0.5V to V_0	CC +0.5V
Input clamp current, I _{IK} (V _I <0)	–50mA
Output clamp current, I _{OK} (V _O <0)	–50mA
Continuous output current, IO	±50mA
Continuous current through each V _{CC} or GND	±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$: package A	.82°C/W
package K	.85°C/W
Storage Temperature range, T _{stg} 65°C t	to 150°C

Notes:

- Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- Output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
- The package thermal impedance is calculated in accordance with JESD 51.
- 4. Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth Table each Flip-Flop⁽¹⁾

	Outputs		
\overline{OE}_n	CLK	D _n	Qn
L	1	Н	Н
L	1	L	L
L	L	X	Qo
Н	X	X	Z

Notes:

2

1. H = High Signal Level, L = Low Signal Level,

X = Irrelevant; Z = High Impedance, Qo = Output Level before the indicated steady-state conditions were established.

Pin Description

Pin Name	Description
ŌĒ	Output Enable Input (Active LOW)
CLK	Clock Input (Active HIGH)
Qn	3-State Outputs
D _n	Data Inputs
GND	Ground
V_{CC}	Power



Recommended Operating Conditions⁽¹⁾

Parameters	Description	Test Conditions	Min.	Max.	Units		
17	Complex Valtage	Operating	1.65	3.6			
V_{CC}	Supply Voltage	Data retention only	1.2				
		$V_{CC} = 1.2V$	V _{CC}				
V	III ah lawal Immut Waltona	$V_{CC} = 1.65 \text{V to } 1.95 \text{V}$	0.65 x V _{CC}				
V_{IH}	High-level Input Voltage	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7				
		$V_{CC} = 3V \text{ to } 3.6V$	2				
		$V_{CC} = 1.2V$		GND	V		
17	Low-level Input Voltage	$V_{CC} = 1.65 \text{V to } 1.95 \text{V}$		0.35 x V _{CC}			
$ m V_{IL}$		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7			
		$V_{CC} = 3V \text{ to } 3.6V$		0.8			
VI	Input Voltage	0	3.6				
17	Outrut Valtage	Active State	0	VCC			
V_{O}	Output Voltage	3-State	0	3.6			
		$V_{CC} = 1.65 \text{V to } 1.95 \text{V}$		-6			
I_{OH}	High-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		- 12			
		$V_{CC} = 3V \text{ to } 3.6V$		- 24	4		
I _{OL}		$V_{CC} = 1.65 \text{V to } 1.95 \text{V}$		6	mA		
	Low-level output current	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		12			
		$V_{CC} = 3V$ to 3.6V		24			
$\Delta_{ m T}\Delta_{ m V}$	Input transition rise or fall rate	$V_{CC} = 1.65 \text{V to } 3.6 \text{V}$		5	ns/V		
$T_{\mathbf{A}}$	Operating free-air temperature		-40	85	C°		

3

Notes:

^{1.} All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, $T_A = -40$ °C +85°C)

	Parameters	Test Conditions ⁽¹⁾	V _{CC}	Min.	Тур.	Max.	Units
		$I_{OH} = -100 \mu A$	1.65V to 3.6V	V _{CC} -0.2V			
V_{OH}		$I_{OH} = -6mA, V_{IH} = 1.07V$	1.65V	1.2			
		$I_{OH} = -12 \text{mA}, V_{IH} = 1.7 \text{V}$	2.3V	1.75			
		$I_{OH} = -24$ mA, $V_{IH} = 2$ V	3V	2			V
		$I_{OL} = 100 \mu A$	1.65V to 3.6V			0.2	
V		$I_{OL} = 6mA, V_{IH} = 0.57V$	1.65V			0.45	
$V_{ m OL}$		$I_{OL} = 12 \text{mA}, V_{IH} = 0.7 \text{V}$	2.3V			0.55	
		$I_{OL} = 24 \text{mA}, V_{IH} = 0.8 \text{V}$	3V			0.8	
I _I		$V_I = V_{CC}$ or GND	3.6V			±2.5	
I _{OFF}		$V_{\rm I}$ or $V_{\rm O} = 3.6 \rm V$	0			±10] A
I _{OZ}		$V_I = V_{CC}$ or GND	3.6V			±10	mA
I _{CC}		$V_O = V_{CC}$ or GND, $V_O = 0$	3.6V		40		
	Control Imputs		2.5V		4		
C-	Control Inputs	$V_{I} = V_{CC}$ or GND	3.3V		4		
C _I	VI – VCC of GND	2.5V		6		E	
	Data Inputs		3.3V		6		pF
C-	Outputs	V V or CND	2.5V		8		
C_{O}	Outputs	$V_O = V_{CC}$ or GND	3.3V		8		

4

Note:

^{1.} Typical values are measured at $T_A = 25$ °C.



Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

	V _{CC} = 1.2V				$V_{\text{CC}} = 1.8V$ $\pm 0.15V$		$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _{CLOCK} Clock Frequency						150		180		180	MHz
t _W Pulse duration, CLK high or low					3.3		2.8		2.8		
t _{SU} Setup time, data before CLK					2.0		1.5		1.5		ns
t _H Hold time, data after CLK					0.8		0.5		0.5		

Switching Characteristics

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

Parameters	From	To	$V_{CC} = 1.2V$		V _{CC} = ± 0.	= 1.5V .1V		= 1.8V 15V	V _{CC} = ± 0		V _{CC} = 0.3		Units
	(Input)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f_{MAX}							150		180		180		MHz
t_{PD}	CLK	Q					1.6	4	1.4	2.8	1.0	2.7	
$t_{\rm EN}$	ŌĒ	Q						5.8		5.1		4.5	ns
t _{DIS}	ŌĒ	Q						5		4.6		4.2	

Operating Characteristics, T_A= 25°C

Parameters		Test Conditions	$V_{CC} = 1.8V$ $\pm 0.15V$ Typical	$V_{CC} = 2.5V$ $\pm 0.2V$ Typical	$V_{CC} = 3.3V$ $\pm 0.3V$ Typical	Units
Cpd Power Dissipation	Outputs Enabled	$C_L = 0 pF, f = 10 MHz,$	40	48	55	"E
Capacitance	Outputs Disabled	2 outputs switching	23	27	32	pF

5






Figure 1. Load Circuit and Voltage Waveforms

6

Notes:

- 1. C_L includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- 6. tpzL and tpzH are the same as ten
- 7. t_{PLH} and t_{PHL} are the same as t_{pd}



 $V_{CC} = 1.8V \pm 0.15V$




Figure 2. Load Circuit and Voltage Waveforms

7

Notes:

- . C_L includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- 6. t_{PZL} and t_{PZH} are the same as t_{en}
- 7. tplH and tpHL are the same as tpd



 $V_{CC} = 2.5V \pm 0.2V$




Figure 3. Load Circuit and Voltage Waveforms

8

Notes:

- 1. C_L includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- 6. t_{PZL} and t_{PZH} are the same as t_{en}
- 7. tplH and tpHL are the same as tpd



 $V_{CC} = 3.3V \pm 0.3V$




Figure 4. Load Circuit and Voltage Waveforms


9

Notes:


- 1. C_L includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- 6. t_{PZL} and t_{PZH} are the same as t_{en}
- t_{PLH} and t_{PHL} are the same as t_{pd}



Packaging Mechanical: 56-pin TSSOP (A)



Packaging Mechanical: 56-pin TVSOP (K)



10



Ordering Information

Ordering Code	Package Code	Package Description
PI74AVC+16820AA	A	56-pin, 240-mil wide plastic TSSOP
PI74AVC+16820AAE	A	Pb-free & Green, 56-pin, 240-mil wide plastic TSSOP
PI74AVC+16820AK	K	56-pin, 173-mil wide plastic TSSOP
PI74AVC+16820AKE	K	Pb-free & Green, 56-pin, 173-mil wide plastic TSSOP

Notes:

^{1.} Thermal characteristics can be found on the company web site at www.pericom.com/packaging/